Gebruiksaanwijzing /service van het product 001-07160 van de fabrikant Cypress
Ga naar pagina of 26
18-Mbit DDR II SRAM 2-W ord Burst Architecture CY7C1318CV18 CY7C1320CV18 Cypress Semiconductor Corpora tion • 198 Champion Court • San Jose , CA 95134-1 709 • 408-943-2600 Document Number: 001-07160 Rev .
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 2 of 26 Logic Block Diagram (CY7C1318CV18) Logic Block Diagram (CY7C1320CV18) Wri te Reg Write Reg CLK A (19:0) Gen. K K Control Logic Address Register Read Add. Decode Read Data Reg. R/W Output Logic Reg.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 3 of 26 Pin Configuration The pin configuration for CY7C1318CV18 and CY7C 1320CV18 follow .
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 4 of 26 Pin Definitions Pin Name I/O Pin Description DQ [x:0] Input Output- Synchronous Dat a Input Output S ignals . Inputs are sampled on the rising edge of K and K clocks during valid write operations.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 5 of 26 DOFF Input DLL T urn Off − Active LOW . Connecting this pin to gro und turns off the DLL inside the device . The timing in the DLL tu rned off operation is diff erent from th at listed in this da ta sheet.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 6 of 26 Functional Overview The CY7C1318CV18, and CY7C1 320CV18 are synchronous pipelined Burst SRAMs equipped with a DDR interface , which operates with a read latency of o ne and half cycles when DOFF pin is tied HIGH.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 7 of 26 Programmable Impedan ce An external resistor , RQ, must be connected between the Z Q pin on the SRAM and V SS to e nable the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of th e intended line impedance d riven by the SRAM.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 8 of 26 T ruth T able The truth table for the CY7C1318CV18, and CY7C1320CV1 8 follows. [2, 3, 4, 5, 6, 7] Operation K LD R/W DQ DQ Write Cycle: Load address; wait one cycle; input write data on consecutive K and K rising edges.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 9 of 26 Write Cycle Descriptions The write cycle description t able for CY7C1 320CV18 follows. [2, 8] BWS 0 BWS 1 BWS 2 BWS 3 K K Comments LLLL L – H – D u r i n g t h e d a t a p o r t i o n o f a w r i t e s e quence, all fou r bytes (D [35:0] ) are written into the device.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 10 of 26 IEEE 1 149.1 Serial Boundary Scan (JT AG) These SRAMs incorporate a serial boundary scan T est Access Port (T AP) in the FBGA package. This part is fully compliant with IEEE S tandard #1 149.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 1 1 of 26 IDCODE The IDCODE instruction loads a vendor-specific, 32-bi t code into the instruction re gister . It also places the instruction re gister between the TDI and TDO pins and shifts the IDCODE out of the device when the T AP controller enters the Shift-DR state.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 12 of 26 T AP Controller St ate Diag ram The state diagram for the T AP controller follows.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 13 of 26 T AP Controller Block Diagram T AP Electrical Characteristics Over the Operating Range [10, 1 1 , 12] Parameter Description T est Conditions Min Max Unit V OH1 Output HIGH V oltage I OH = − 2.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 14 of 26 T AP AC Switching Characteristics Over the Operating Range [13, 14] Parameter Description Min Max Unit t TCYC TCK Clock Cycl.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 15 of 26 Identification R egi ster Definitions Instruction Field Va l u e Description CY7C1318CV18 CY7C1320CV18 Revision Number (31:2 9) 0 00 000 V ersion nu mber . Cy p r e ss D e vi c e ID ( 2 8: 1 2 ) 1 10101000100101 01 1 1010100010100101 D ef i n e s t h e ty p e of S R AM .
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 16 of 26 Boundary Scan Order Bit # Bump ID Bit # Bump ID Bit # Bump ID Bit # Bump ID 0 6R 28 10G 56 6A 84 2J 1 6 P2 9 9 G 5 7 5 B8 5 .
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 17 of 26 Power Up Sequence in DDR II SRAM DDR II SRAMs must be powered up and initialized in a predefined manner to prevent unde fined operation s. Power Up Sequence ■ Apply power and drive DOFF either HIGH or LOW (all other inputs can be HIGH or LOW).
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 18 of 26 Maximum Ratings Exceeding maximum ratin gs may impair the useful life of the device. These user guidelines are not teste d. S torage T emperature .................. ..........
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 19 of 26 I SB1 Automatic Power Down Current Max V DD , Both Ports Deselected, V IN ≥ V IH or V IN ≤ V IL f = f MAX = 1/t CYC , In.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 20 of 26 Switching Characteristics Over the Operating Range [20, 21] Cypress Parameter Consorti um Parameter Description 267 MHz 250 .
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 21 of 26 Output T imes t CO t CHQV C/C Clock Rise (or K/K in single clock mode) to Data V ali d – 0.45 – 0.45 – 0.45 – 0.50 ns t DOH t CHQX Data Output Hold af ter Output C/C Clock Rise (Active to Active) –0.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 22 of 26 Switching W aveforms Figure 5. Read/Write/Deselect Sequence [26, 27, 28] READ READ READ NOP NOP WRITE WRITE NOP 1 23 4 56 7 .
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 23 of 26 Ordering Information The table below contains only the parts that are currently available. If you don’t se e what you are looking for , please contact your local sales representative.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 24 of 26 Package Diagram Figure 6. 165-Ball FBGA (13 x 15 x 1.4 mm), 51-85180 51-85180-*B A 1 PIN 1 CORNER 15.00±0.10 13.00±0.10 7.00 1.00 Ø0.50 (165X) Ø0.25 M C A B Ø0.08 M C B A 0.
CY7C1318CV18 CY7C1320CV18 Document Number: 001-07160 Rev . *F Page 25 of 26 Document History Page Document Title: CY7C1318CV18/CY7C1320CV18, 18 -Mbit DDR II SRAM 2-Word Burst Architecture Document Number: 001-07160 Rev .
Document Number: 001-07160 Rev . *F Revised August 24, 2009 Page 26 of 26 QDR RAMs an d Quad Data R ate RAMs comprise a new family o f products deve loped by Cypress, I DT , NEC, Renesas, and Samsung. All pr oduct and comp any names m entioned in this document are the tr ademark s of their re specti ve holders .
Een belangrijk punt na aankoop van elk apparaat Cypress 001-07160 (of zelfs voordat je het koopt) is om de handleiding te lezen. Dit moeten wij doen vanwege een paar simpele redenen:
Als u nog geen Cypress 001-07160 heb gekocht dan nu is een goed moment om kennis te maken met de basisgegevens van het product. Eerst kijk dan naar de eerste pagina\'s van de handleiding, die je hierboven vindt. Je moet daar de belangrijkste technische gegevens Cypress 001-07160 vinden. Op dit manier kan je controleren of het apparaat aan jouw behoeften voldoet. Op de volgende pagina's van de handleiding Cypress 001-07160 leer je over alle kenmerken van het product en krijg je informatie over de werking. De informatie die je over Cypress 001-07160 krijgt, zal je zeker helpen om een besluit over de aankoop te nemen.
In een situatie waarin je al een beziter van Cypress 001-07160 bent, maar toch heb je de instructies niet gelezen, moet je het doen voor de hierboven beschreven redenen. Je zult dan weten of je goed de alle beschikbare functies heb gebruikt, en of je fouten heb gemaakt die het leven van de Cypress 001-07160 kunnen verkorten.
Maar de belangrijkste taak van de handleiding is om de gebruiker bij het oplossen van problemen te helpen met Cypress 001-07160 . Bijna altijd, zal je daar het vinden Troubleshooting met de meest voorkomende storingen en defecten #MANUAl# samen met de instructies over hun opplosinge. Zelfs als je zelf niet kan om het probleem op te lossen, zal de instructie je de weg wijzen naar verdere andere procedure, bijv. door contact met de klantenservice of het dichtstbijzijnde servicecentrum.