Gebruiksaanwijzing /service van het product CY7C1156V18 van de fabrikant Cypress
Ga naar pagina of 28
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 18-Mbit QDR™-II+ SRAM 4-W ord Burst Architecture (2.0 Cycle Read Latency) Cypress Semiconductor Corporation • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document Number: 001-06583 Rev .
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 2 of 28 Logic Block Diagram (CY7C1 141V18) Logic Block Diagram (CY7C1 156V18) 512K x 8 Array CLK A (18:0) Gen. K K Control Logic Address Register D [7:0] Read Add.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 3 of 28 Logic Block Diagram (CY7C1 143V18) Logic Block Diagram (CY7C1 145V18) 256K x 18 Array CLK A (17:0) Gen. K K Control Logic Address Register D [17:0] Read Add.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 4 of 28 Pin Configur ations CY7C1 141V18 (2M x 8) 165-Ball FBGA (13 x 15 x 1.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 5 of 28 Pin Configur ations (continued) CY7C1 143V18 (1M x 18) 165-Ball FBGA (13 x 15 x 1.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 6 of 28 Pin Definitions Pin Name IO Pin Description D [x:0] Input- Synchronous Data Inpu t Signals. Sampled on the rising edge of K and K clocks during valid write operations.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 7 of 28 CQ Echo Clock Synchronous Echo Clock Outputs . This is a free running clock and is synchronized to the input clock (K ) of the QDR-II+. The timings for the echo clocks are shown in the “Switching Characteristics” on page 23.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 8 of 28 Functional Overview The CY7C1 141V18, CY7C1 156V18, CY7C1 143V18, and CY7C1 145V18 are synchronous pipelined Burst SRAMs equipped with both a read port and a write port.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 9 of 28 Depth Exp ansion The CY7C1 143V18 has a Port Select input for each port. This enables easy depth expansion. Both Port Selec ts are sampled on the rising edge of the Positive Input Cl ock only (K).
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 10 of 28 Application Example Figure 1 shows the four QDR-II+ used in an application. Figure 1. Appliation Example T rut h T able The truth table for the CY7C1 141V18, CY7C1 156V18, CY7C1 143V18, and CY7C1 145V18 follows.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 1 1 of 28 W rite Cyc le Descriptions The write cycle descriptions of CY7C1 141V18 and CY7C1 143V18 follows.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 12 of 28 The write cycle descriptions of CY7C1 145V18 follows. [2, 10] BWS 0 BWS 1 BWS 2 BWS 3 K K Comments LLLL L – H – D u r i n g t h e d a t a p o r t i o n o f a w r i t e s equence, all four bytes (D [35:0] ) are written into the device.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 13 of 28 IEEE 1 149.1 Serial Boundary Scan (JT AG) These SRAMs incorporate a serial boundary scan test access port (T AP) in the FBGA package. This part is fully compliant with IEEE S t andard #1 149.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 14 of 28 IDCODE The IDCODE instruction causes a vendor-specific 32-bit code to be loaded into the instruction register .
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 15 of 28 T AP Controller S t ate Diagram Figure 2. T ap Controller St ate Diagram [1 1] TEST -LOGIC RESET.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 16 of 28 T AP Controller Block Diagram Figure 3. T ap Controller Block Diagram T AP Electrical Charac teristics The T ap Electrical Characteristics table over the operating range follows.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 17 of 28 T AP AC Switching Characteristics The T ap AC Switching Characteristics over the operating range follows.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 18 of 28 Identification Register Definitions Instruction Field Va l u e Description CY7C1 141V18 CY7 C1 156V18 CY7C1 143V18 CY7C1 145V18 Revision Number (31:29) 000 000 000 000 V ersion number .
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 19 of 28 Boundary Scan Order Bit # Bump ID Bit # Bump ID Bit # Bump ID Bit # Bump ID 0 6R 27 1 1H 54 7B 8.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 20 of 28 Power Up Sequence in QDR-II+ SRAM During Power Up, when the DOFF is tied HIGH, the DLL gets locked after 2048 cycles of stable clock. QDR-II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 21 of 28 Maximum Ratings Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. S torage T emperature ........
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 22 of 28 Cap acit ance T ested initially and after any design or process change that may affect these p arameters. Parameter Description T est Conditions Max Unit C IN Input Capacitance T A = 25 ° C, f = 1 MHz, V DD = 1.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 23 of 28 Switching Characteristics Over the operating range [22, 23] Cypress Parameter Consortium Paramet.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 24 of 28 Switching W aveforms Read/Write/Deselect Sequence Figure 7.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 25 of 28 Ordering Information Not all of the speed, package and temperature ranges are available. Contact your local sales repres entative or visit www .cypress.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 26 of 28 300 CY7C1 141V18-300BZC 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Commercial CY7C1 156V18-300BZC CY7C1 143V18-300BZC CY7C1 145V18-300BZC CY7C1 141V18-300BZXC 51-85180 165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.
CY7C1 141V18, CY7C1 156V18 CY7C1 143V18, CY7C1 145V18 Document Number: 001-06583 Rev . *D Page 27 of 28 Package Diagram Figure 8. 165-Ball FBGA (13 x 15 x 1.4 mm), 51-85180 A 1 PIN 1 CORNER 15.00±0.10 13.00±0.10 7.00 1.00 Ø0.50 (165X) Ø0.25 M C A B Ø0.
Document Number: 001-06583 Rev . *D Revised March 06, 2008 Page 28 of 28 QDR™ is a tradema rk of Cypress Semiconductor Corp. QDR RAMs and Quad Data Rate R AMs comprise a new famil y of products developed by Cypress, IDT , NEC, Renesas, and Samsung.
Een belangrijk punt na aankoop van elk apparaat Cypress CY7C1156V18 (of zelfs voordat je het koopt) is om de handleiding te lezen. Dit moeten wij doen vanwege een paar simpele redenen:
Als u nog geen Cypress CY7C1156V18 heb gekocht dan nu is een goed moment om kennis te maken met de basisgegevens van het product. Eerst kijk dan naar de eerste pagina\'s van de handleiding, die je hierboven vindt. Je moet daar de belangrijkste technische gegevens Cypress CY7C1156V18 vinden. Op dit manier kan je controleren of het apparaat aan jouw behoeften voldoet. Op de volgende pagina's van de handleiding Cypress CY7C1156V18 leer je over alle kenmerken van het product en krijg je informatie over de werking. De informatie die je over Cypress CY7C1156V18 krijgt, zal je zeker helpen om een besluit over de aankoop te nemen.
In een situatie waarin je al een beziter van Cypress CY7C1156V18 bent, maar toch heb je de instructies niet gelezen, moet je het doen voor de hierboven beschreven redenen. Je zult dan weten of je goed de alle beschikbare functies heb gebruikt, en of je fouten heb gemaakt die het leven van de Cypress CY7C1156V18 kunnen verkorten.
Maar de belangrijkste taak van de handleiding is om de gebruiker bij het oplossen van problemen te helpen met Cypress CY7C1156V18 . Bijna altijd, zal je daar het vinden Troubleshooting met de meest voorkomende storingen en defecten #MANUAl# samen met de instructies over hun opplosinge. Zelfs als je zelf niet kan om het probleem op te lossen, zal de instructie je de weg wijzen naar verdere andere procedure, bijv. door contact met de klantenservice of het dichtstbijzijnde servicecentrum.
