Gebruiksaanwijzing /service van het product CY7C1245V18 van de fabrikant Cypress
Ga naar pagina of 28
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 36-Mbit QDR™-II+ SRAM 4-W ord Burst Architecture (2.0 Cycle Read Latency) Cypress Semiconductor Corpora tion • 198 Champion Court • San Jose , CA 95134-1709 • 408-943-2600 Document Number: 001-06365 Rev .
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 2 of 28 Logic Block Diagram (CY7C1241V18) Logic Block Diagram (CY7C1256V18) 1M x 8 Array CLK A (19:0) Gen. K K Control Logic Address Register D [7:0] Read Add. Decode Read Data Reg.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 3 of 28 Logic Block Diagram (CY7C1243V18) Logic Block Diagram (CY7C1245V18) 512K x 18 Array CLK A (18:0) Gen. K K Control Logic Address Register D [17:0] Read Add.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 4 of 28 Pin Configurations CY7C1241V18 ( 4M x 8) 165-Ball FBGA (15 x 17 x 1.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 5 of 28 Pin Configurations (continued) CY7C1243V18 ( 2M x 18) 165-Ball FBGA (15 x 17 x 1.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 6 of 28 Pin Definitions Pin Name IO Pin Description D [x:0] Input- Synchronous Data Input Signals . Sampled on the rising edge of K and K clocks during valid write operations.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 7 of 28 CQ Echo Clock Synchronou s Ec ho Clock Outpu ts . This is a free running clock and is synchronized to the input clock (K) of the QD R-II+. The timing for the echo clocks is shown in “Switching Character- istics” on page 23 .
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 8 of 28 Functional Overview The CY7C1241V18, CY7C1256 V18, CY7C1243V18, and CY7C1245V18 are synch ronous pipelined Burst SRAMs equipped with a rea d and a write port.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 9 of 28 Depth Exp ansion The CY7C1243V18 has a Po rt Select input for each port. T his enables easy depth expansion. Both Port Selects are sampled on the rising edge of the Positive Input Clock only (K).
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 10 of 28 Application Example Figure 1 shows the use of 4 QDR-II+ SRAMs in an application. Figure 1. Appl ic ation Example T ruth T able The truth table for the CY7C1241V18, CY7C1256V 18, CY7C1243V1 8, and CY7C1 245V18 follows.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 1 1 of 28 Write Cycle Descriptions The write cycle description table for CY7C1241V18 and CY7C1243V18 follows.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 12 of 28 Write Cycle Descriptions The write cycle description ta ble for CY7C1245V18 follows.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 13 of 28 IEEE 1 149.1 Serial Boundary Scan (JT AG) These SRAMs incorporate a serial boundary scan test access port (T AP) in the FBGA package. This part is fully compliant with IEEE S tandard #1 149.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 14 of 28 IDCODE The IDCODE instruction loads a vendor-sp ecific, 32-bit code into the instruction register .
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 15 of 28 T AP Controller St ate Diagram The state diagram for the CY7C124 1V18, CY7C1256V18, CY7C1243V18, and CY7C1245V18 follo ws.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 16 of 28 T AP Controller Block Diagram T AP Electrical Ch aracteristics Over the Operating Range [12, 13, 14 ] Parameter Descriptio n T est Conditions Min Max Unit V OH1 Output HIGH V oltage I OH = − 2.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 17 of 28 T AP AC Switchi ng Characteristics Over the Operating Range [15, 16 ] Parameter Descriptio n Min Max.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 18 of 28 Identification Register Definitions Instruction Field Va l u e Description CY7C1241V18 CY7C1256V18 CY7C1 243V18 CY7C1245V18 Revision Number (31:29) 000 000 000 0 00 V ersion numb er .
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 19 of 28 Boundary Scan Order Bit # Bump ID Bit # Bump ID Bit # Bump ID Bit # Bump ID 0 6R 28 10G 56 6A 84 1J .
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 20 of 28 Power Up Sequence in QDR-II+ SRAM QDR-II+ SRAMs must be powered up and ini tialized in a predefined manner to prevent undefined opera tions. During power up, when the DOFF is tied HIGH, the DLL is locked after 2048 cycles of stable clock.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 21 of 28 Maximum Ratings Exceeding maximum ratings may shorten the useful life of the device. User gui d el i ne s are not tested. S t orage T emperature ......
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 22 of 28 Cap acita nce T ested initially and after any design or proc ess change that may affect these parameters. Parameter Descriptio n T est Conditions Max Unit C IN Input Capacitance T A = 25 ° C, f = 1 MHz, V DD = 1.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 23 of 28 Switching Characteristics Over the Operating Range [22, 23] Cypress Parameter Consortium Parameter D.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 24 of 28 Switching W aveforms Figure 4. Read/Write/Deselect Sequence wave form for 2.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 25 of 28 Ordering Information Not all of the speed, package and temperat ure ranges are avail able. Please contact your local sales representative or visit www .
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 26 of 28 300 CY7C1241V18-300 BZC 51-85195 165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.4 mm) Commercial CY7C1256V18-300BZC CY7C1243V18-300BZC CY7C1245V18-300BZC CY7C1241V18-300BZXC 51-85195 165-ball Fine Pitch Ball Grid Array (15 x 17 x 1.
CY7C1241V18, CY7C1256V18 CY7C1243V18, CY7C1245V18 Document Number: 001-06365 Rev . *D Page 27 of 28 Package Diagram Figure 5. 165-ball FBGA (15 x 17 x 1.
Document Number: 001-06365 Rev . *D Revised March 12, 2008 Page 28 of 28 QDR™ is a trademark of Cypress Semicond uctor Corp. QDR RAMs and Quad Data Rate RAMs comprise a new family of prod ucts developed by Cypress, IDT , NEC, Renesas, and Sam sung.
Een belangrijk punt na aankoop van elk apparaat Cypress CY7C1245V18 (of zelfs voordat je het koopt) is om de handleiding te lezen. Dit moeten wij doen vanwege een paar simpele redenen:
Als u nog geen Cypress CY7C1245V18 heb gekocht dan nu is een goed moment om kennis te maken met de basisgegevens van het product. Eerst kijk dan naar de eerste pagina\'s van de handleiding, die je hierboven vindt. Je moet daar de belangrijkste technische gegevens Cypress CY7C1245V18 vinden. Op dit manier kan je controleren of het apparaat aan jouw behoeften voldoet. Op de volgende pagina's van de handleiding Cypress CY7C1245V18 leer je over alle kenmerken van het product en krijg je informatie over de werking. De informatie die je over Cypress CY7C1245V18 krijgt, zal je zeker helpen om een besluit over de aankoop te nemen.
In een situatie waarin je al een beziter van Cypress CY7C1245V18 bent, maar toch heb je de instructies niet gelezen, moet je het doen voor de hierboven beschreven redenen. Je zult dan weten of je goed de alle beschikbare functies heb gebruikt, en of je fouten heb gemaakt die het leven van de Cypress CY7C1245V18 kunnen verkorten.
Maar de belangrijkste taak van de handleiding is om de gebruiker bij het oplossen van problemen te helpen met Cypress CY7C1245V18 . Bijna altijd, zal je daar het vinden Troubleshooting met de meest voorkomende storingen en defecten #MANUAl# samen met de instructies over hun opplosinge. Zelfs als je zelf niet kan om het probleem op te lossen, zal de instructie je de weg wijzen naar verdere andere procedure, bijv. door contact met de klantenservice of het dichtstbijzijnde servicecentrum.
